Instruction set architectures - PDFSEARCH.IO - Document Search Engine

Instruction set architectures
Results: 1462

#	Item
441	The CHERI capability model: Revisiting RISC in an age of risk Jonathan Woodruff† Robert N. M. Watson† David Chisnall† Simon W. Moore† Jonathan Anderson† Brooks Davis‡ Ben Laurie§ Peter G. Neumann‡ Robert N Add to Reading List Source URL: www.cl.cam.ac.uk Language: English - Date: 2014-04-21 05:53:40 Computer memory Virtual memory Central processing unit Instruction set architectures Memory management Pointer Memory management unit MIPS architecture Memory protection Computer architecture Computing Computer hardware
442	The Message Driven Processor Dally, Ahmed, Carrick, Chien, Davison, Fiske, Fyler, Horwat, Keen, Lear, Lethin, Nguyen, Noakes, Nuth, Vestrich, Wills MIT AI Laboratory and Intel Hot Chips III, August 1991 Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:44:30 Minicomputers J–Machine Parallel computing Instruction set architectures
443	Proceedings of the 2003 Conference on New Interfaces for Musical Expression (NIME-03), Montreal, Canada Microcontrollers in Music HCI Instruction: Reflections on our Switch to the Atmel AVR Platform Scott Wilson Add to Reading List Source URL: www.music.mcgill.ca Language: English - Date: 2003-05-20 15:14:27 Computing Instruction set architectures Embedded systems Atmel AVR Norwegian Institute of Technology Atmel Parallax Inc. AVR32 Intel MCS-51 Microcontrollers Computer architecture Electronics
444	HOT CHIPS 2014 NVIDIA’S DENVER PROCESSOR Darrell Boggs, CPU Architecture Co-authors: Gary Brown, Bill Rozas, Nathan Tuck, K S Venkatraman Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2014-08-06 12:04:44 Computer engineering Instruction set architectures Nvidia Central processing unit Tegra ARM Cortex-A15 MPCore Superscalar CPU cache Computer architecture Computing ARM architecture
445	The odd kid on the block or: to boldly run ARM like no one did before Martin Husemann [removed] Abstract Modern ARM SoCs offer bi-endian support: the CPU can switch between little and big endian mode. Similar to Add to Reading List Source URL: netbsd.org Language: English - Date: 2015-03-17 05:18:30 Instruction set architectures Computer errors Computer memory Data transmission Endianness Metaphors GNU Debugger Magic number Segmentation fault Computing Computer architecture Computer programming
446	HOT Chips V Stanford University, August 8-10, 1993 Message from the General Chair of HOT Chips V In July 1989 the first Hot Chips Symposium was held. Inspired by the vision of Bob Stewart, this conference has grown in po Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:45:18 Instruction set architectures Exonumia Casino token Hot Chips MasPar Microprocessor Integrated circuit PA-RISC PowerPC Computer architecture Electronic engineering Gambling
447	64-bit PowerPC ELF Application Binary Interface Supplement[removed]Ian Lance Taylor Zembu Labs Add to Reading List Source URL: uclibc.org Language: English - Date: 2012-05-05 03:48:31 Power Architecture Primitive types Computer arithmetic Instruction set architectures Endianness AltiVec PowerPC Integer 64-bit Computer architecture Computing Data types
448	J-Link ARM RDI User guide of the J-Link RDI Interface for J-Link ARM Emulator Software Version 4.66 Manual Rev. 0 Add to Reading List Source URL: www.segger.com Language: English - Date: 2013-04-11 05:27:23 Microcontrollers Embedded systems Segger Microcontroller Systems IEEE standards Instruction set architectures Joint Test Action Group Mbed microcontroller ARM architecture KEIL Computing Computer architecture Electronics
449	Back end table for the Intel 8080 micro-processor Gerard Buskermolen ABSTRACT A back end is a part of the Amsterdam Compiler Kit (ACK). It translates EM, a family of intermediate languages, into the assembly language of Add to Reading List Source URL: tack.sourceforge.net Language: English - Date: 2011-02-11 16:00:24 Central processing unit Assembly languages Zilog Z80 Intel Instruction set architectures Addressing mode Stack machine Instruction set Processor register Computer architecture Computer hardware Computing
450	New 130nm Itanium® 2 Processors for 2003 Harry Muljono, Stefan Rusu, Brian Cherkauer, Jason Stinson Intel Corporation, Santa Clara, CA R Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 23:42:26 Central processing unit Instruction set architectures Itanium Montecito CPU cache Intel Core Multi-core processor Processor register Computer architecture Computer hardware Computing

UPDATE